Browse Source

white spaces

pre-master-46
dwarning 8 years ago
committed by Holger Vogt
parent
commit
2b3cfd7727
  1. 14
      src/spicelib/devices/bsim3v32/b3v32ld.c

14
src/spicelib/devices/bsim3v32/b3v32ld.c

@ -2514,18 +2514,18 @@ finished:
czbdswg = model->BSIM3v32unitLengthGateSidewallJctCap czbdswg = model->BSIM3v32unitLengthGateSidewallJctCap
* here->BSIM3v32drainPerimeter; * here->BSIM3v32drainPerimeter;
} }
czbdsw = 0.0;
czbdsw = 0.0;
} }
else else
{ {
czbdsw = model->BSIM3v32unitLengthSidewallTempJctCap
* (here->BSIM3v32drainPerimeter - pParam->BSIM3v32weff);
czbdswg = model->BSIM3v32unitLengthGateSidewallTempJctCap
* pParam->BSIM3v32weff;
czbdsw = model->BSIM3v32unitLengthSidewallTempJctCap
* (here->BSIM3v32drainPerimeter - pParam->BSIM3v32weff);
czbdswg = model->BSIM3v32unitLengthGateSidewallTempJctCap
* pParam->BSIM3v32weff;
} }
if (here->BSIM3v32sourcePerimeter < pParam->BSIM3v32weff) if (here->BSIM3v32sourcePerimeter < pParam->BSIM3v32weff)
{ {
czbssw = 0.0;
czbssw = 0.0;
/* Added revision dependent code */ /* Added revision dependent code */
switch (model->BSIM3v32intVersion) { switch (model->BSIM3v32intVersion) {
case BSIM3v32V324: case BSIM3v32V324:
@ -2536,7 +2536,7 @@ finished:
case BSIM3v32V322: case BSIM3v32V322:
case BSIM3v32V32: case BSIM3v32V32:
default: default:
czbsswg = model->BSIM3v32unitLengthGateSidewallJctCap
czbsswg = model->BSIM3v32unitLengthGateSidewallJctCap
* here->BSIM3v32sourcePerimeter; * here->BSIM3v32sourcePerimeter;
} }
} }

Loading…
Cancel
Save