Browse Source

fix file modes

rlar 14 years ago
parent
commit
3d34b22ebf
  1. 0
      examples/tclspice/tcl-testbench1/tcl-testbench1.tcl
  2. 0
      examples/tclspice/tcl-testbench2/tcl-testbench2.tcl
  3. 0
      examples/tclspice/tcl-testbench3/tcl-testbench3.tcl
  4. 0
      examples/tclspice/tcl-testbench4/tcl-testbench4.tcl
  5. 0
      examples/tclspice/tcl/test_vectoblt.tcl
  6. 0
      src/frontend/com_dl.c
  7. 0
      src/frontend/com_dl.h
  8. 0
      src/include/ngspice/cm.h
  9. 0
      src/include/ngspice/dllitf.h
  10. 0
      src/include/ngspice/ipc.h
  11. 0
      src/pkgIndex.tcl.in
  12. 0
      src/spicelib/analysis/cluster.c
  13. 0
      src/spicelib/analysis/dcpss.c
  14. 0
      src/spicelib/analysis/pssaskq.c
  15. 0
      src/spicelib/analysis/pssinit.c
  16. 0
      src/spicelib/analysis/psssetp.c
  17. 0
      src/spicelib/devices/cpl/Makefile.am
  18. 0
      src/spicelib/devices/txl/Makefile.am
  19. 0
      src/tclspice.c
  20. 0
      src/xspice/Makefile.am
  21. 0
      src/xspice/README
  22. 0
      src/xspice/cm/Makefile.am
  23. 0
      src/xspice/cm/cm.c
  24. 0
      src/xspice/cm/cmevt.c
  25. 0
      src/xspice/cm/cmexport.c
  26. 0
      src/xspice/cm/cmmeters.c
  27. 0
      src/xspice/cm/cmutil.c
  28. 0
      src/xspice/cmpp/.cvsignore
  29. 0
      src/xspice/cmpp/.gitignore
  30. 0
      src/xspice/cmpp/cmpp.h
  31. 0
      src/xspice/cmpp/ifs_lex.l
  32. 0
      src/xspice/cmpp/ifs_yacc.y
  33. 0
      src/xspice/cmpp/ifs_yacc_y.h
  34. 0
      src/xspice/cmpp/main.c
  35. 0
      src/xspice/cmpp/mod_lex.l
  36. 0
      src/xspice/cmpp/mod_yacc.y
  37. 0
      src/xspice/cmpp/mod_yacc_y.h
  38. 0
      src/xspice/cmpp/pp_ifs.c
  39. 0
      src/xspice/cmpp/pp_lst.c
  40. 0
      src/xspice/cmpp/pp_mod.c
  41. 0
      src/xspice/cmpp/read_ifs.c
  42. 0
      src/xspice/cmpp/util.c
  43. 0
      src/xspice/cmpp/writ_ifs.c
  44. 0
      src/xspice/cmpp/ylwrap
  45. 0
      src/xspice/enh/Makefile.am
  46. 0
      src/xspice/enh/enh.c
  47. 0
      src/xspice/enh/enhtrans.c
  48. 0
      src/xspice/evt/Makefile.am
  49. 0
      src/xspice/evt/evtaccept.c
  50. 0
      src/xspice/evt/evtbackup.c
  51. 0
      src/xspice/evt/evtcall_hybrids.c
  52. 0
      src/xspice/evt/evtdeque.c
  53. 0
      src/xspice/evt/evtdump.c
  54. 0
      src/xspice/evt/evtinit.c
  55. 0
      src/xspice/evt/evtiter.c
  56. 0
      src/xspice/evt/evtload.c
  57. 0
      src/xspice/evt/evtnext_time.c
  58. 0
      src/xspice/evt/evtnode_copy.c
  59. 0
      src/xspice/evt/evtop.c
  60. 0
      src/xspice/evt/evtplot.c
  61. 0
      src/xspice/evt/evtprint.c
  62. 0
      src/xspice/evt/evtqueue.c
  63. 0
      src/xspice/evt/evtsetup.c
  64. 0
      src/xspice/evt/evttermi.c
  65. 0
      src/xspice/examples/analog_models1_ac.deck
  66. 0
      src/xspice/examples/analog_models1_dc.deck
  67. 0
      src/xspice/examples/analog_models1_swept_dc.deck
  68. 0
      src/xspice/examples/analog_models1_transient.deck
  69. 0
      src/xspice/examples/analog_models2_ac.deck
  70. 0
      src/xspice/examples/analog_models2_dc.deck
  71. 0
      src/xspice/examples/analog_models2_swept_dc.deck
  72. 0
      src/xspice/examples/analog_models2_transient.deck
  73. 0
      src/xspice/examples/analog_models3_ac.deck
  74. 0
      src/xspice/examples/analog_models3_dc.deck
  75. 0
      src/xspice/examples/analog_models3_swept_dc.deck
  76. 0
      src/xspice/examples/analog_models3_transient.deck
  77. 0
      src/xspice/examples/analog_models4_ac.deck
  78. 0
      src/xspice/examples/analog_models4_dc.deck
  79. 0
      src/xspice/examples/analog_models4_swept_dc.deck
  80. 0
      src/xspice/examples/analog_models4_transient.deck
  81. 0
      src/xspice/examples/arbitrary_phase.deck
  82. 0
      src/xspice/examples/bad_io.deck
  83. 0
      src/xspice/examples/bad_io_type.deck
  84. 0
      src/xspice/examples/bad_name.deck
  85. 0
      src/xspice/examples/bad_param.deck
  86. 0
      src/xspice/examples/bad_param_type.deck
  87. 0
      src/xspice/examples/d_to_real/Makefile
  88. 0
      src/xspice/examples/d_to_real/cfunc.mod
  89. 0
      src/xspice/examples/d_to_real/ifspec.ifs
  90. 0
      src/xspice/examples/diffpair.in
  91. 0
      src/xspice/examples/digital_invert.deck
  92. 0
      src/xspice/examples/digital_models.deck
  93. 0
      src/xspice/examples/digital_models1.deck
  94. 0
      src/xspice/examples/digital_models2.deck
  95. 0
      src/xspice/examples/digital_models3.deck
  96. 0
      src/xspice/examples/digital_models4.deck
  97. 0
      src/xspice/examples/dot_model_ref.deck
  98. 0
      src/xspice/examples/hybrid_models1_dc.deck
  99. 0
      src/xspice/examples/hybrid_models1_transient.deck
  100. 0
      src/xspice/examples/initial_conditions.deck

0
examples/tclspice/tcl-testbench1/tcl-testbench1.tcl

0
examples/tclspice/tcl-testbench2/tcl-testbench2.tcl

0
examples/tclspice/tcl-testbench3/tcl-testbench3.tcl

0
examples/tclspice/tcl-testbench4/tcl-testbench4.tcl

0
examples/tclspice/tcl/test_vectoblt.tcl

0
src/frontend/com_dl.c

0
src/frontend/com_dl.h

0
src/include/ngspice/cm.h

0
src/include/ngspice/dllitf.h

0
src/include/ngspice/ipc.h

0
src/pkgIndex.tcl.in

0
src/spicelib/analysis/cluster.c

0
src/spicelib/analysis/dcpss.c

0
src/spicelib/analysis/pssaskq.c

0
src/spicelib/analysis/pssinit.c

0
src/spicelib/analysis/psssetp.c

0
src/spicelib/devices/cpl/Makefile.am

0
src/spicelib/devices/txl/Makefile.am

0
src/tclspice.c

0
src/xspice/Makefile.am

0
src/xspice/README

0
src/xspice/cm/Makefile.am

0
src/xspice/cm/cm.c

0
src/xspice/cm/cmevt.c

0
src/xspice/cm/cmexport.c

0
src/xspice/cm/cmmeters.c

0
src/xspice/cm/cmutil.c

0
src/xspice/cmpp/.cvsignore

0
src/xspice/cmpp/.gitignore

0
src/xspice/cmpp/cmpp.h

0
src/xspice/cmpp/ifs_lex.l

0
src/xspice/cmpp/ifs_yacc.y

0
src/xspice/cmpp/ifs_yacc_y.h

0
src/xspice/cmpp/main.c

0
src/xspice/cmpp/mod_lex.l

0
src/xspice/cmpp/mod_yacc.y

0
src/xspice/cmpp/mod_yacc_y.h

0
src/xspice/cmpp/pp_ifs.c

0
src/xspice/cmpp/pp_lst.c

0
src/xspice/cmpp/pp_mod.c

0
src/xspice/cmpp/read_ifs.c

0
src/xspice/cmpp/util.c

0
src/xspice/cmpp/writ_ifs.c

0
src/xspice/cmpp/ylwrap

0
src/xspice/enh/Makefile.am

0
src/xspice/enh/enh.c

0
src/xspice/enh/enhtrans.c

0
src/xspice/evt/Makefile.am

0
src/xspice/evt/evtaccept.c

0
src/xspice/evt/evtbackup.c

0
src/xspice/evt/evtcall_hybrids.c

0
src/xspice/evt/evtdeque.c

0
src/xspice/evt/evtdump.c

0
src/xspice/evt/evtinit.c

0
src/xspice/evt/evtiter.c

0
src/xspice/evt/evtload.c

0
src/xspice/evt/evtnext_time.c

0
src/xspice/evt/evtnode_copy.c

0
src/xspice/evt/evtop.c

0
src/xspice/evt/evtplot.c

0
src/xspice/evt/evtprint.c

0
src/xspice/evt/evtqueue.c

0
src/xspice/evt/evtsetup.c

0
src/xspice/evt/evttermi.c

0
src/xspice/examples/analog_models1_ac.deck

0
src/xspice/examples/analog_models1_dc.deck

0
src/xspice/examples/analog_models1_swept_dc.deck

0
src/xspice/examples/analog_models1_transient.deck

0
src/xspice/examples/analog_models2_ac.deck

0
src/xspice/examples/analog_models2_dc.deck

0
src/xspice/examples/analog_models2_swept_dc.deck

0
src/xspice/examples/analog_models2_transient.deck

0
src/xspice/examples/analog_models3_ac.deck

0
src/xspice/examples/analog_models3_dc.deck

0
src/xspice/examples/analog_models3_swept_dc.deck

0
src/xspice/examples/analog_models3_transient.deck

0
src/xspice/examples/analog_models4_ac.deck

0
src/xspice/examples/analog_models4_dc.deck

0
src/xspice/examples/analog_models4_swept_dc.deck

0
src/xspice/examples/analog_models4_transient.deck

0
src/xspice/examples/arbitrary_phase.deck

0
src/xspice/examples/bad_io.deck

0
src/xspice/examples/bad_io_type.deck

0
src/xspice/examples/bad_name.deck

0
src/xspice/examples/bad_param.deck

0
src/xspice/examples/bad_param_type.deck

0
src/xspice/examples/d_to_real/Makefile

0
src/xspice/examples/d_to_real/cfunc.mod

0
src/xspice/examples/d_to_real/ifspec.ifs

0
src/xspice/examples/diffpair.in

0
src/xspice/examples/digital_invert.deck

0
src/xspice/examples/digital_models.deck

0
src/xspice/examples/digital_models1.deck

0
src/xspice/examples/digital_models2.deck

0
src/xspice/examples/digital_models3.deck

0
src/xspice/examples/digital_models4.deck

0
src/xspice/examples/dot_model_ref.deck

0
src/xspice/examples/hybrid_models1_dc.deck

0
src/xspice/examples/hybrid_models1_transient.deck

0
src/xspice/examples/initial_conditions.deck

Some files were not shown because too many files changed in this diff

Loading…
Cancel
Save