epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
Browse Source

really run a dc simulation

pre-master-46
Holger Vogt 3 years ago
parent
ff9c98f597
commit
c2fb32f98a
1 changed files with 2 additions and 2 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Unified View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 4
      examples/osdi/bsimcmg/simple_inverter_dc.sp

4
examples/osdi/bsimcmg/simple_inverter_dc.sp
View File

@ -12,10 +12,10 @@ NP1 vout vin supply supply BSIMCMG_osdi_P
NN1 vout vin 0 0 BSIMCMG_osdi_N NN1 vout vin 0 0 BSIMCMG_osdi_N
* --- DC Analysis --- * --- DC Analysis ---
*.dc vsig 0 1 0.01
.dc vsig 0 1 0.01
* --- Transient Analysis --- * --- Transient Analysis ---
.tran 10n 2u
*.tran 10n 2u
.control .control
* pre_osdi ../osdi_libs/bsimcmg.osdi * pre_osdi ../osdi_libs/bsimcmg.osdi

Write Preview
Loading…
Cancel
Save