epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
Browse Source

Don't use bitwise operators, but logic operators

pre-master-46
Holger Vogt 4 years ago
parent
ff3580d70f
commit
cc285741f5
1 changed files with 2 additions and 2 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Unified View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 4
      src/spicelib/devices/vsrc/vsrcpar.c

4
src/spicelib/devices/vsrc/vsrcpar.c
View File

@ -298,14 +298,14 @@ VSRCparam(int param, IFvalue *value, GENinstance *inst, IFvalue *select)
{ {
here->VSRCportNum = value->iValue; here->VSRCportNum = value->iValue;
here->VSRCportNumGiven = TRUE; here->VSRCportNumGiven = TRUE;
here->VSRCisPort = ((here->VSRCportNumGiven) & (here->VSRCportNum > 0) & (here->VSRCportZ0 > 0.0));
here->VSRCisPort = ((here->VSRCportNumGiven) && (here->VSRCportNum > 0) && (here->VSRCportZ0 > 0.0));
break; break;
} }
case VSRC_PORTZ0: case VSRC_PORTZ0:
{ {
here->VSRCportZ0 = value->rValue; here->VSRCportZ0 = value->rValue;
here->VSRCVAmplitude = sqrt(here->VSRCportPower * 4.0 * here->VSRCportZ0); here->VSRCVAmplitude = sqrt(here->VSRCportPower * 4.0 * here->VSRCportZ0);
here->VSRCisPort = ((here->VSRCportNumGiven) & (here->VSRCportNum > 0) & (here->VSRCportZ0 > 0.0));
here->VSRCisPort = ((here->VSRCportNumGiven) && (here->VSRCportNum > 0) && (here->VSRCportZ0 > 0.0));
here->VSRCportZ0Given = TRUE; here->VSRCportZ0Given = TRUE;
break; break;
} }

Write Preview
Loading…
Cancel
Save