Home Explore Help
Register Sign In
epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
9140 Commits
1 Branch
0 Tags
36 MiB
C 90.4%
C++ 3.2%
AMPL 2.4%
M4 1.4%
Perl 0.4%
Other 1.8%
 
 
 
 
 
 
Tree: 2862d243d7
pre-master-46
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '2862d243d7'
${ noResults }
pyNgSpice/examples/osdi/bsimcmg
History
Holger Vogt 716bb0a6bc
Add plot for inverter gain
3 years ago
..
Modelcards Restore the original model parameters. 3 years ago
inverter_ro.sp Update the example structure for OSDI/OpenVAF: 3 years ago
inverter_transient.sp Update the example structure for OSDI/OpenVAF: 3 years ago
netlist_nmos.sp Update the example structure for OSDI/OpenVAF: 3 years ago
netlist_pmos.sp Update the example structure for OSDI/OpenVAF: 3 years ago
ringosc_17stg.sp Update the example structure for OSDI/OpenVAF: 3 years ago
simple_inverter_dc.sp Add plot for inverter gain 3 years ago
Powered by Gitea Version: 1.14.2 Page: 531ms Template: 490ms
English
English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil Português de Portugal polski български italiano suomi Türkçe čeština српски svenska 한국어
Licenses API Website Go1.16.4