You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: 55e4f5377f

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '55e4f5377f'

${ noResults }

pyNgSpice/examples/xspice

History

Holger Vogt b8357edddc Add analog code model astate. It reports the previous state (delayed by 1 to 3 time steps) of the input node. Single or differential voltage or current.		6 months ago
..
d_lut	VDMOS: apply m scaling fix for acld as well	5 months ago
d_process	Fix d_process named pipes example. Use the correct gtkwave command for MacOS.	10 months ago
d_source	Obtain memory and simulation time	4 years ago
delay	Obtain memory and simulation time	4 years ago
delta-sigma	VDMOS: apply m scaling fix for acld as well	5 months ago
filesource	Add missing value in the last line.	7 months ago
ghdl	VDMOS: apply m scaling fix for acld as well	5 months ago
icarus_verilog	VDMOS: apply m scaling fix for acld as well	5 months ago
original-examples	Add null-pointer checks to some code that crashed when trying	2 years ago
pll	VDMOS: apply m scaling fix for acld as well	5 months ago
pwm-osc	VDMOS: apply m scaling fix for acld as well	5 months ago
see	VDMOS: apply m scaling fix for acld as well	5 months ago
state	VDMOS: apply m scaling fix for acld as well	5 months ago
table	VDMOS: apply m scaling fix for acld as well	5 months ago
transmission_lines	VDMOS: apply m scaling fix for acld as well	5 months ago
various	Add analog code model astate.	6 months ago
verilator	Fix ordering of parameter definition and use.	10 months ago