You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: 5d207f7b43

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '5d207f7b43'

${ noResults }

pyNgSpice/examples/xspice

History

Holger Vogt 5d207f7b43 Add environmental variable NGSPICE_OSDI_DIR. It may contain a path for *.osdi files (compiled Verilog-A models). The search sequence for a *.osdi file now is: Absolute path (if any) Linux home directory ~/ Path in NGSPICE_OSDI_DIR Path of netlist loaded Path of executable ngspice.exe Path of 'Current working directory'		2 years ago
..
d_lut	Obtain memory and simulation time	4 years ago
d_process	Add notes on the structure and organization of an external d_process program.	2 years ago
d_source	Obtain memory and simulation time	4 years ago
delay	Obtain memory and simulation time	4 years ago
delta-sigma	add y-axis label	4 years ago
filesource	Obtain memory and simulation time	4 years ago
original-examples	Add null-pointer checks to some code that crashed when trying	2 years ago
pll	Add an option to the iplot command: -d sets the number of simulation	3 years ago
pwm-osc	Examples for d_pwm and d_osc	3 years ago
state	Obtain memory and simulation time	4 years ago
table	New tables for MOS devices	4 years ago
various	Various filter examples using Laplace expression x_fer	3 years ago
verilator	Add the support files for co-simulation with Verilog code	2 years ago