Home Explore Help
Register Sign In
epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
7418 Commits
1 Branch
0 Tags
36 MiB
C 90.4%
C++ 3.2%
AMPL 2.4%
M4 1.4%
Perl 0.4%
Other 1.8%
 
 
 
 
 
 
Tree: 858689d206
pre-master-46
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '858689d206'
${ noResults }
pyNgSpice/examples/cider
History
Holger Vogt 9a1798f395
Some tiny updates on CIDER input files
6 years ago
..
bicmos Make syntax check for nesting of .subckt ... .ends more verbose: 5 years ago
bjt Make syntax check for nesting of .subckt ... .ends more verbose: 5 years ago
diode Make syntax check for nesting of .subckt ... .ends more verbose: 5 years ago
jfet Make syntax check for nesting of .subckt ... .ends more verbose: 5 years ago
mos Make syntax check for nesting of .subckt ... .ends more verbose: 5 years ago
parallel Make syntax check for nesting of .subckt ... .ends more verbose: 5 years ago
resistor Make syntax check for nesting of .subckt ... .ends more verbose: 5 years ago
serial Make syntax check for nesting of .subckt ... .ends more verbose: 5 years ago
Powered by Gitea Version: 1.14.2 Page: 601ms Template: 310ms
English
English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil Português de Portugal polski български italiano suomi Türkçe čeština српски svenska 한국어
Licenses API Website Go1.16.4