You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: a42ea98471

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'a42ea98471'

${ noResults }

pyNgSpice/examples/xspice

History

Giles Atkinson 35968d1da6 Add additional examples of Verilog co-simulation and share the Verilog source and large parts of the example circuits between Verilator and Icarus Verilog. Verilog source file adc.v has improved style: all assignments in the always block are now non-blocking.		2 years ago
..
d_lut	Obtain memory and simulation time	4 years ago
d_process	New release_sh and debug_sh directories for making shared ngspice.	1 year ago
d_source	New release_sh and debug_sh directories for making shared ngspice.	1 year ago
delay	Obtain memory and simulation time	4 years ago
delta-sigma	add y-axis label	4 years ago
filesource	Obtain memory and simulation time	4 years ago
icarus_verilog	Add additional examples of Verilog co-simulation and share the Verilog	1 year ago
original-examples	Add null-pointer checks to some code that crashed when trying	2 years ago
pll	Add an option to the iplot command: -d sets the number of simulation	3 years ago
pwm-osc	Examples for d_pwm and d_osc	3 years ago
state	Obtain memory and simulation time	4 years ago
table	New tables for MOS devices	4 years ago
various	Various filter examples using Laplace expression x_fer	3 years ago
verilator	Add additional examples of Verilog co-simulation and share the Verilog	1 year ago