You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: b1341c8e30

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'b1341c8e30'

${ noResults }

pyNgSpice/examples/xspice

History

Holger Vogt c8ed9590b7 Handle the case when control voltages on and off are equal. Update the linear switch: add the limits to resistance ron, roff Update the log switch: correct the resistance calculation for von < voff Add some examples for the pswitch.		4 years ago
..
d_lut	Obtain memory and simulation time	4 years ago
d_source	Obtain memory and simulation time	4 years ago
delay	Obtain memory and simulation time	4 years ago
delta-sigma	add y-axis label	4 years ago
filesource	Obtain memory and simulation time	4 years ago
original-examples	New names for the (experimental) ramp-time capacitor and inductor code models	4 years ago
pll	make simulation faster, allow batch mode	6 years ago
state	Obtain memory and simulation time	4 years ago
table	New tables for MOS devices	4 years ago
analog_models1_transient.sp	xspice examples	16 years ago
fstest.sp	'filesource' test	15 years ago
sine.m	'filesource' test	15 years ago
vswitch-test-lin.cir	Handle the case when control voltages on and off are equal.	4 years ago
vswitch-test-log.cir	Handle the case when control voltages on and off are equal.	4 years ago
xspice_c1.cir	example input file as cited in manual	14 years ago
xspice_c2.cir	whitespace cleanup, add missing trailing newlines	16 years ago
xspice_c3.cir	whitespace cleanup, add missing trailing newlines	16 years ago