Home Explore Help
Register Sign In
epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
520 Commits
1 Branch
0 Tags
36 MiB
C 90.4%
C++ 3.2%
AMPL 2.4%
M4 1.4%
Perl 0.4%
Other 1.8%
 
 
 
 
 
 
Tree: eb890a8ef6
pre-master-46
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'eb890a8ef6'
${ noResults }
pyNgSpice/tests/cider/resistor
History
pnenzi eb890a8ef6
modified BSIMSOI levels accordint to DEVICE file.
22 years ago
..
Makefile.am Trimmed Makefiles.am for "make dist" and added tests placeholders. 22 years ago
gaasres.cir Added example files for cider simulator. 23 years ago
gaasres.out Trimmed Makefiles.am for "make dist" and added tests placeholders. 22 years ago
sires.cir Added example files for cider simulator. 23 years ago
sires.out Trimmed Makefiles.am for "make dist" and added tests placeholders. 22 years ago
Powered by Gitea Version: 1.14.2 Page: 98ms Template: 1ms
English
English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil Português de Portugal polski български italiano suomi Türkçe čeština српски svenska 한국어
Licenses API Website Go1.16.4