Home Explore Help
Register Sign In
epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
9356 Commits
1 Branch
0 Tags
36 MiB
C 90.4%
C++ 3.2%
AMPL 2.4%
M4 1.4%
Perl 0.4%
Other 1.8%
 
 
 
 
 
 
Tree: f1baefd932
pre-master-46
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'f1baefd932'
${ noResults }
pyNgSpice/examples/cider
History
Brian Taylor 57dd3342ef
Enable CIDER with KLU for DC, OP, and TRAN analyses. Small signal AC analysis is not yet supported for CIDER complex valued device KLU matrices. The examples/cider testcases produce printed simulation result values which have slight differences between Sparse and KLU. Differences are probably expected and in a few cases are ~1-2%, sometimes a little more. This should be good enough for most CIDER analyses. Francesco did a good piece of work. Runtimes are significantly shorter with KLU.
7 months ago
..
bicmos Remove a double entry 4 months ago
bjt Remove a double entry 4 months ago
cider-gnuplot Remove a double entry 4 months ago
diode Remove a double entry 4 months ago
jfet Remove a double entry 4 months ago
mos Remove a double entry 4 months ago
parallel Remove a double entry 4 months ago
resistor Remove a double entry 4 months ago
serial Remove a double entry 4 months ago
surfmob Remove a double entry 4 months ago
Powered by Gitea Version: 1.14.2 Page: 69ms Template: 36ms
English
English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil Português de Portugal polski български italiano suomi Türkçe čeština српски svenska 한국어
Licenses API Website Go1.16.4