Tree: fa81e9d007

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'fa81e9d007'

${ noResults }

Commit Graph

3082 Commits (fa81e9d0077f1dd2732dc1fa6d811377bf5bed30)

 

All Branches   

Search

Author	SHA1	Message	Date
rlar	fa81e9d007	plug a memory leak when (un)setting variables	14 years ago
rlar	64139a243c	spiceif.c, cleanup (checked for code invariance)	14 years ago
rlar	0c230b2970	spiceif.c, cleanup (checked for code invariance)	14 years ago
rlar	10a9ae32c5	options.c cleanup	14 years ago
rlar	a2f58da0d0	options.c, whitespace	14 years ago
rlar	e93960f9ed	cleanup, if_options() will copy() anyway	14 years ago
rlar	7126dd6f1d	display.c, cleanup	14 years ago
h_vogt	f1d0d40753	demonstrate effect of W crossing binning limits	14 years ago
rlar	0beb95757f	cancer of the semicolon	14 years ago
rlar	d50ffdd987	swallow warnings	14 years ago
rlar	1a2477bdcc	avoid `meas' syntax error causing segfault Invalid meas crashes ngspice with SIGSEV - ID: 3554330 http://sourceforge.net/tracker/?func=detail&aid=3554330&group_id=38962&atid=423915	14 years ago
rlar	46980f2cc6	plotit.c #9/9, whitespace	14 years ago
rlar	4803d8bba2	plotit.c #8/9, braces	14 years ago
rlar	6a334da2b4	plotit.c #7/9, braces	14 years ago
rlar	f587553217	plotit.c #6/9, braces	14 years ago
rlar	088e88d9b2	plotit.c #5/9, localize	14 years ago
rlar	5f1387892c	plotit.c #4/9, line wrap	14 years ago
rlar	ed4ad1c0dd	plotit.c #3/9, drop some comments	14 years ago
rlar	5c43e8f2fc	plotit.c #2/9, emphasize maximize/minimize	14 years ago
rlar	406fc29007	plotit.c #1/9, think positive	14 years ago
h_vogt	5d0c3182d3	add BSIM3 model parameters for loop filer with transistor charge pump	14 years ago
h_vogt	e1df8eb739	example, add 'alter @m1[w]=11u' using binning and model change	14 years ago
h_vogt	11ae043c3d	com_measure2.c: enable 'meas dc' without 'from' and 'to' given measure.c: no error printout during autostop	14 years ago
rlar	d6ba5e5b3f	cleanup free_struct_variable()	14 years ago
rlar	75c59a26fa	variable.c, cleanup (mostly whitespace)	14 years ago
dwarning	99b167b272	correct alter of mos geometries for binned models	14 years ago
dwarning	96dd397251	correct the plot output	14 years ago
rlar	51271d2a0b	cp_oddcomm(), plug a memory leak	14 years ago
h_vogt	acfc7a2a27	remove memory leaks	14 years ago
dwarning	2516a118a3	indentation	14 years ago
rlar	713091ea22	wlist #3/3, whitespace	14 years ago
rlar	fe5ac28b92	wlist #2/3, cleanup	14 years ago
rlar	406dcc3519	wlist #1/3, cleanup	14 years ago
h_vogt	19a67fb7c5	pll: just include one of the two vco available (avoid a bug which has been removed only recently)	14 years ago
h_vogt	a0db6f0ccd	update to XSPICE phase-locked loop example	14 years ago
h_vogt	05437b1d48	inpcom.c: safely uncomment unused subcircuits (top level only) if they contain further nested subcircuits	14 years ago
rlar	9ed7ce4e9e	wlist.c, `const' ness	14 years ago
rlar	e4c7a8df32	use wl_find()	14 years ago
rlar	cf2a0f3df3	cleanup, linewrap	14 years ago
rlar	191ae9ea90	cleanup, char 0	14 years ago
rlar	5a69b9efc4	cleanup, void return	14 years ago
rlar	ef37252155	lexical, use wl_append_word()	14 years ago
rlar	62a4ee77d5	lexical #6/6, whitespace	14 years ago
rlar	ea558fbc7f	lexical #5/6, cleanup	14 years ago
rlar	aa188c0766	lexical #4/6, parentheses and braces	14 years ago
rlar	c73c0f4318	lexical #3/6, rewrite	14 years ago
rlar	5656203a6c	lexical #2/6, linewrap	14 years ago
rlar	5d245c9dab	lexical #1/6, cleanup	14 years ago
h_vogt	96d2ff96e0	alloc.c: exlude controlled_exit if not MS Windows not available in some tests in cmaths and executable like ngproc2mod	14 years ago
rlar	64d00a6b43	lexical #3/3, collapse append(NULL) into cp_ccom() the sequence orig_wlist = wlist; append(NULL); cp_ccom(wlist, ...); is transformed. expressions to care about in cp_ccom() C1 := (wlist->wl_next != NULL) C2 := (wlist->wl_word != NULL) C3 := wl_length(wlist) D1 := (orig_wlist != NULL) D2 := (orig_wlist->wl_word != NULL) D3 := wl_length(orig_wlist); cases and their significance in cp_ccom(): orig_wlist = NULL; wlist = wl_cons(NULL, NULL); C1 == false D1 == false C2,C3 dont care orig_wlist = wl_cons(E1, wl_cons(E2, ... wl_cons(En, NULL))) wlist = wl_cons(E1, wl_cons(E2, .... wl_cons(En, wl_cons(NULL, NULL)))) C1 == true D1 == true C2 === D2 C3 === D3 + 1	14 years ago