You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: 6fc75e636c

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '6fc75e636c'

${ noResults }

pyNgSpice/examples/cider

History

Brian Taylor 57dd3342ef Enable CIDER with KLU for DC, OP, and TRAN analyses. Small signal AC analysis is not yet supported for CIDER complex valued device KLU matrices. The examples/cider testcases produce printed simulation result values which have slight differences between Sparse and KLU. Differences are probably expected and in a few cases are ~1-2%, sometimes a little more. This should be good enough for most CIDER analyses. Francesco did a good piece of work. Runtimes are significantly shorter with KLU.		7 months ago
..
bicmos	Added some examples.	22 years ago
bjt	Fix a bug.	5 months ago
cider-gnuplot	CIDER: Examples for 2D plotting with gnuplot	4 years ago
diode	When Cider models are present, a normal batch mode sp_shutdown (for example, ngspice -b cmosinv.cir) will call com_quit(NULL). This cleans up so that valgrind will find no leaks in Cider devices after sp_shutdown. To disable this feature, set the environment variable CIDER_COM_QUIT="OFF". Even though it really does not matter that Cider memory is cleared just before exit, it makes it cleaner for valgrind checks.	3 years ago
jfet	Some tiny updates on CIDER input files	6 years ago
mos	No oscillation: Add a starting pulse	5 years ago
parallel	Fix a bug.	5 months ago
resistor	Fix a bug.	5 months ago
serial	Replace $ in instance and.model lines by ;	4 years ago
surfmob	Fix a bug.	5 months ago